 Fixed point calculation to correspond to 18 bits FPGA multipliers |
  |
 Aug 1 2009, 05:38 AM
Post
#1
|
|
|
Member  Group: Members Posts: 14 Joined: 22-October 08 Member No.: 2,298  |
Hi,
i m trying to implement a relatively complex algorithm with floating format data type, the hw module generated is bigger than the virtex II xc2vp30. Now i m trying to change it to fixed point format and pricisely into costum fixed point 18bits width to correspond to the FPGA mutipliers. I m asking if i want to do some calculations with that width and format, i have to develop macros like in co_math to add multiply .. such data? And if the answer is yes, the hardware result will be economic or not ? thx. |
 |
 
|
|
Aug 1 2009, 01:46 PM
Post
#2
|
|
|
Advanced Member Group: Admin Posts: 348 Joined: 4-January 05 Member No.: 3 |
Yes, I would recommend using custom macros for your 18-bit type. You can use co_uint18 to contain the bits. Fixed-point arithmetic consumes much fewer resources than floating-point.
Ralph -------------------- Ralph Bodenner
Impulse Accelerated Technologies, Inc. |
|
|
|
|
1 User(s) are reading this topic (1 Guests and 0 Anonymous Users)
0 Members:
| Lo-Fi Version | Time is now: 8th September 2010 - 08:50 PM |