Jump to content


Integration of VHDL cores with Impulse C


  • You cannot reply to this topic
2 replies to this topic

#1 cls_egr

    Advanced Member

  • Members
  • PipPipPip
  • 78 posts

Posted 31 March 2008 - 08:29 PM

Hi,

What is the best way to integrate a Xilinx HDL core with Impulse C? Is there another reference example besides SharedBRAM?

Thank you
cls

#2 RalphBodenner

    Advanced Member

  • Admin
  • PipPipPip
  • 348 posts

Posted 02 April 2008 - 08:24 AM

What kind of core are you using? One from Xilinx Core Generator?

Use of the CO IMPLEMENTATION pragma is a possibility, described in detail in the Help documentation. Another method, which involves a little more work, is to use the Impulse C library mechanism. I'll look around for what documentation we have and get back to you soon.

Regards,
Ralph
Ralph Bodenner
Impulse Accelerated Technologies, Inc.

#3 cls_egr

    Advanced Member

  • Members
  • PipPipPip
  • 78 posts

Posted 03 April 2008 - 02:02 PM

QUOTE (RalphBodenner @ Apr 2 2008, 11:24 AM) <{POST_SNAPBACK}>
What kind of core are you using? One from Xilinx Core Generator?

Use of the CO IMPLEMENTATION pragma is a possibility, described in detail in the Help documentation. Another method, which involves a little more work, is to use the Impulse C library mechanism. I'll look around for what documentation we have and get back to you soon.

Regards,
Ralph



Hi,

Yes, I am trying to use some cores generated by Xilinx Core Generator for communication purposes.
Thank you for help. Please let me know about some documentation on the subject when available.

cls





1 user(s) are reading this topic

0 members, 1 guests, 0 anonymous users